
2005 Microchip Technology Inc.
DS39612B-page 105
PIC18F6525/6621/8525/8621
TABLE 10-1:
PORTA FUNCTIONS
TABLE 10-2:
SUMMARY OF REGISTERS ASSOCIATED WITH PORTA
Name
Bit#
Buffer
Function
RA0/AN0
bit 0
TTL
Input/output or analog input.
RA1/AN1
bit 1
TTL
Input/output or analog input.
RA2/AN2/VREF-
bit 2
TTL
Input/output, analog input or VREF-.
RA3/AN3/VREF+
bit 3
TTL
Input/output, analog input or VREF+.
RA4/T0CKI
bit 4
ST
Input/output or external clock input for Timer0.
Output is open-drain type.
RA5/AN4/LVDIN
bit 5
TTL
Input/output, analog input or Low-Voltage Detect input.
OSC2/CLKO/RA6
bit 6
TTL
OSC2, clock output or I/O pin
Legend: TTL = TTL input, ST = Schmitt Trigger input
Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Value on
POR, BOR
Value on
all other
Resets
PORTA
—RA6(1)
RA5
RA4
RA3
RA2
RA1
RA0
-x0x 0000 -u0u 0000
LATA
—LATA6(1)
LATA Data Output Register
-xxx xxxx -uuu uuuu
TRISA
—TRISA6(1) PORTA Data Direction Register
-111 1111 -111 1111
ADCON1
—
VCFG1
VCFG0
PCFG3
PCFG2
PCFG1
PCFG0 --00 0000 --00 0000
Legend: x = unknown, u = unchanged, — = unimplemented locations read as ‘0’.
Shaded cells are not used by PORTA.
Note 1:
RA6 and associated bits are configured as port pins in RCIO and ECIO Oscillator modes only and read ‘0’
in all other oscillator modes.